README.md 1.04 KB
Newer Older
Leonardo Solis's avatar
Leonardo Solis committed
1
Version compiled with Intel `Altera Tools 16.0` **(Quartus upgraded & patched)** and targeting `harp2` machine.
2

Leonardo Solis's avatar
Leonardo Solis committed
3
Source first: 
4

Leonardo Solis's avatar
Leonardo Solis committed
5
6
7
8
9
10
11
```zsh
source init_aoc_esa.sh
```

**ofdock_datapar_alt**: data-parallel version

**ofdock_taskpar_alt**: task-parallel version
12

Leonardo Solis's avatar
Leonardo Solis committed
13
14
15
# Update to a new branch
The FPGA program is made of 8 kernels: 

Leonardo Solis's avatar
Leonardo Solis committed
16
17
18
```
`GA` ->  `IC` + `GG` + `LS` -> `Conform` ->  `IE` + `IA` -> `Store`
```                            
Leonardo Solis's avatar
Leonardo Solis committed
19
20
21
22
23


The access to off-chip memory in order to update population and energy values is made in `GA`, `IC`, `GG`, `LS`, and `Store`.
The memory access seems to not be synchronized even though `mem_fence(CLK_GLOBAL_MEM_FENCE | CLK_CHANNEL_MEM_FENCE)` was used.

Leonardo Solis's avatar
Leonardo Solis committed
24
25
According to [this forum post](https://www.alteraforum.com/forum/showthread.php?t=56402), it is suggested to access off-chip memory using a single kernel. 

Leonardo Solis's avatar
Leonardo Solis committed
26
A new branch called [`fusion`](https://gitlab/lvs/ofdock_altera/tree/fusion) is created where `GA`, `IC`, `GG`, `LS`, and `Store` are merged into a single kernel `GA`.
Leonardo Solis's avatar
Leonardo Solis committed
27
28
29
That way the design doesn't rely anymore on `mem_fence`s.