Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
ocladock-fpga
Project overview
Project overview
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
docking
ocladock-fpga
Issues
Open
3
Closed
1
All
4
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
Manual
Priority
Created date
Last updated
Milestone due date
Due date
Popularity
Label priority
Manual
Intel: evaluate if suitable: #pragma loop_coalesce
#48
· opened
Feb 11, 2019
by
Leonardo Solis
Intel
enhancement
0
updated
Feb 11, 2019
Intel: evaluate if suitable: #pragma max_concurrency
#49
· opened
Feb 11, 2019
by
Leonardo Solis
Intel
enhancement
0
updated
Feb 11, 2019
Intel: evaluate if suitable: cl_intel_fpga_host_pipe
#51
· opened
Feb 11, 2019
by
Leonardo Solis
Intel
enhancement
feature
0
updated
Feb 11, 2019
