mkMSIXIntrCtrl.v 516 KB
Newer Older
Jaco Hofmann's avatar
Jaco Hofmann committed
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
  wire [3 : 0] interrupts_shift_8$D_IN;
  wire interrupts_shift_8$EN;

  // register interrupts_shift_80
  reg [3 : 0] interrupts_shift_80;
  wire [3 : 0] interrupts_shift_80$D_IN;
  wire interrupts_shift_80$EN;

  // register interrupts_shift_81
  reg [3 : 0] interrupts_shift_81;
  wire [3 : 0] interrupts_shift_81$D_IN;
  wire interrupts_shift_81$EN;

  // register interrupts_shift_82
  reg [3 : 0] interrupts_shift_82;
  wire [3 : 0] interrupts_shift_82$D_IN;
  wire interrupts_shift_82$EN;

  // register interrupts_shift_83
  reg [3 : 0] interrupts_shift_83;
  wire [3 : 0] interrupts_shift_83$D_IN;
  wire interrupts_shift_83$EN;

  // register interrupts_shift_84
  reg [3 : 0] interrupts_shift_84;
  wire [3 : 0] interrupts_shift_84$D_IN;
  wire interrupts_shift_84$EN;

  // register interrupts_shift_85
  reg [3 : 0] interrupts_shift_85;
  wire [3 : 0] interrupts_shift_85$D_IN;
  wire interrupts_shift_85$EN;

  // register interrupts_shift_86
  reg [3 : 0] interrupts_shift_86;
  wire [3 : 0] interrupts_shift_86$D_IN;
  wire interrupts_shift_86$EN;

  // register interrupts_shift_87
  reg [3 : 0] interrupts_shift_87;
  wire [3 : 0] interrupts_shift_87$D_IN;
  wire interrupts_shift_87$EN;

  // register interrupts_shift_88
  reg [3 : 0] interrupts_shift_88;
  wire [3 : 0] interrupts_shift_88$D_IN;
  wire interrupts_shift_88$EN;

  // register interrupts_shift_89
  reg [3 : 0] interrupts_shift_89;
  wire [3 : 0] interrupts_shift_89$D_IN;
  wire interrupts_shift_89$EN;

  // register interrupts_shift_9
  reg [3 : 0] interrupts_shift_9;
  wire [3 : 0] interrupts_shift_9$D_IN;
  wire interrupts_shift_9$EN;

  // register interrupts_shift_90
  reg [3 : 0] interrupts_shift_90;
  wire [3 : 0] interrupts_shift_90$D_IN;
  wire interrupts_shift_90$EN;

  // register interrupts_shift_91
  reg [3 : 0] interrupts_shift_91;
  wire [3 : 0] interrupts_shift_91$D_IN;
  wire interrupts_shift_91$EN;

  // register interrupts_shift_92
  reg [3 : 0] interrupts_shift_92;
  wire [3 : 0] interrupts_shift_92$D_IN;
  wire interrupts_shift_92$EN;

  // register interrupts_shift_93
  reg [3 : 0] interrupts_shift_93;
  wire [3 : 0] interrupts_shift_93$D_IN;
  wire interrupts_shift_93$EN;

  // register interrupts_shift_94
  reg [3 : 0] interrupts_shift_94;
  wire [3 : 0] interrupts_shift_94$D_IN;
  wire interrupts_shift_94$EN;

  // register interrupts_shift_95
  reg [3 : 0] interrupts_shift_95;
  wire [3 : 0] interrupts_shift_95$D_IN;
  wire interrupts_shift_95$EN;

  // register interrupts_shift_96
  reg [3 : 0] interrupts_shift_96;
  wire [3 : 0] interrupts_shift_96$D_IN;
  wire interrupts_shift_96$EN;

  // register interrupts_shift_97
  reg [3 : 0] interrupts_shift_97;
  wire [3 : 0] interrupts_shift_97$D_IN;
  wire interrupts_shift_97$EN;

  // register interrupts_shift_98
  reg [3 : 0] interrupts_shift_98;
  wire [3 : 0] interrupts_shift_98$D_IN;
  wire interrupts_shift_98$EN;

  // register interrupts_shift_99
  reg [3 : 0] interrupts_shift_99;
  wire [3 : 0] interrupts_shift_99$D_IN;
  wire interrupts_shift_99$EN;
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128

  // register msixTable_serverAdapterA_cnt
  reg [2 : 0] msixTable_serverAdapterA_cnt;
  wire [2 : 0] msixTable_serverAdapterA_cnt$D_IN;
  wire msixTable_serverAdapterA_cnt$EN;

  // register msixTable_serverAdapterA_s1
  reg [1 : 0] msixTable_serverAdapterA_s1;
  wire [1 : 0] msixTable_serverAdapterA_s1$D_IN;
  wire msixTable_serverAdapterA_s1$EN;

  // register msixTable_serverAdapterB_cnt
  reg [2 : 0] msixTable_serverAdapterB_cnt;
  wire [2 : 0] msixTable_serverAdapterB_cnt$D_IN;
  wire msixTable_serverAdapterB_cnt$EN;

  // register msixTable_serverAdapterB_s1
  reg [1 : 0] msixTable_serverAdapterB_s1;
  wire [1 : 0] msixTable_serverAdapterB_s1$D_IN;
  wire msixTable_serverAdapterB_s1$EN;

Jaco Hofmann's avatar
Jaco Hofmann committed
2129
2130
2131
2132
2133
  // register nextInterrupt_rv
  reg [8 : 0] nextInterrupt_rv;
  wire [8 : 0] nextInterrupt_rv$D_IN;
  wire nextInterrupt_rv$EN;

2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
  // register num_sent
  reg [7 : 0] num_sent;
  wire [7 : 0] num_sent$D_IN;
  wire num_sent$EN;

  // register pba_vector_0
  reg pba_vector_0;
  wire pba_vector_0$D_IN, pba_vector_0$EN;

  // register pba_vector_1
  reg pba_vector_1;
  wire pba_vector_1$D_IN, pba_vector_1$EN;

  // register pba_vector_10
  reg pba_vector_10;
  wire pba_vector_10$D_IN, pba_vector_10$EN;

  // register pba_vector_100
  reg pba_vector_100;
  wire pba_vector_100$D_IN, pba_vector_100$EN;

  // register pba_vector_101
  reg pba_vector_101;
  wire pba_vector_101$D_IN, pba_vector_101$EN;

  // register pba_vector_102
  reg pba_vector_102;
  wire pba_vector_102$D_IN, pba_vector_102$EN;

  // register pba_vector_103
  reg pba_vector_103;
  wire pba_vector_103$D_IN, pba_vector_103$EN;

  // register pba_vector_104
  reg pba_vector_104;
  wire pba_vector_104$D_IN, pba_vector_104$EN;

  // register pba_vector_105
  reg pba_vector_105;
  wire pba_vector_105$D_IN, pba_vector_105$EN;

  // register pba_vector_106
  reg pba_vector_106;
  wire pba_vector_106$D_IN, pba_vector_106$EN;

  // register pba_vector_107
  reg pba_vector_107;
  wire pba_vector_107$D_IN, pba_vector_107$EN;

  // register pba_vector_108
  reg pba_vector_108;
  wire pba_vector_108$D_IN, pba_vector_108$EN;

  // register pba_vector_109
  reg pba_vector_109;
  wire pba_vector_109$D_IN, pba_vector_109$EN;

  // register pba_vector_11
  reg pba_vector_11;
  wire pba_vector_11$D_IN, pba_vector_11$EN;

  // register pba_vector_110
  reg pba_vector_110;
  wire pba_vector_110$D_IN, pba_vector_110$EN;

  // register pba_vector_111
  reg pba_vector_111;
  wire pba_vector_111$D_IN, pba_vector_111$EN;

  // register pba_vector_112
  reg pba_vector_112;
  wire pba_vector_112$D_IN, pba_vector_112$EN;

  // register pba_vector_113
  reg pba_vector_113;
  wire pba_vector_113$D_IN, pba_vector_113$EN;

  // register pba_vector_114
  reg pba_vector_114;
  wire pba_vector_114$D_IN, pba_vector_114$EN;

  // register pba_vector_115
  reg pba_vector_115;
  wire pba_vector_115$D_IN, pba_vector_115$EN;

  // register pba_vector_116
  reg pba_vector_116;
  wire pba_vector_116$D_IN, pba_vector_116$EN;

  // register pba_vector_117
  reg pba_vector_117;
  wire pba_vector_117$D_IN, pba_vector_117$EN;

  // register pba_vector_118
  reg pba_vector_118;
  wire pba_vector_118$D_IN, pba_vector_118$EN;

  // register pba_vector_119
  reg pba_vector_119;
  wire pba_vector_119$D_IN, pba_vector_119$EN;

  // register pba_vector_12
  reg pba_vector_12;
  wire pba_vector_12$D_IN, pba_vector_12$EN;

  // register pba_vector_120
  reg pba_vector_120;
  wire pba_vector_120$D_IN, pba_vector_120$EN;

  // register pba_vector_121
  reg pba_vector_121;
  wire pba_vector_121$D_IN, pba_vector_121$EN;

  // register pba_vector_122
  reg pba_vector_122;
  wire pba_vector_122$D_IN, pba_vector_122$EN;

  // register pba_vector_123
  reg pba_vector_123;
  wire pba_vector_123$D_IN, pba_vector_123$EN;

  // register pba_vector_124
  reg pba_vector_124;
  wire pba_vector_124$D_IN, pba_vector_124$EN;

  // register pba_vector_125
  reg pba_vector_125;
  wire pba_vector_125$D_IN, pba_vector_125$EN;

  // register pba_vector_126
  reg pba_vector_126;
  wire pba_vector_126$D_IN, pba_vector_126$EN;

  // register pba_vector_127
  reg pba_vector_127;
  wire pba_vector_127$D_IN, pba_vector_127$EN;

  // register pba_vector_128
  reg pba_vector_128;
  wire pba_vector_128$D_IN, pba_vector_128$EN;

  // register pba_vector_129
  reg pba_vector_129;
  wire pba_vector_129$D_IN, pba_vector_129$EN;

  // register pba_vector_13
  reg pba_vector_13;
  wire pba_vector_13$D_IN, pba_vector_13$EN;

  // register pba_vector_130
  reg pba_vector_130;
  wire pba_vector_130$D_IN, pba_vector_130$EN;

  // register pba_vector_131
  reg pba_vector_131;
  wire pba_vector_131$D_IN, pba_vector_131$EN;

  // register pba_vector_14
  reg pba_vector_14;
  wire pba_vector_14$D_IN, pba_vector_14$EN;

  // register pba_vector_15
  reg pba_vector_15;
  wire pba_vector_15$D_IN, pba_vector_15$EN;

  // register pba_vector_16
  reg pba_vector_16;
  wire pba_vector_16$D_IN, pba_vector_16$EN;

  // register pba_vector_17
  reg pba_vector_17;
  wire pba_vector_17$D_IN, pba_vector_17$EN;

  // register pba_vector_18
  reg pba_vector_18;
  wire pba_vector_18$D_IN, pba_vector_18$EN;

  // register pba_vector_19
  reg pba_vector_19;
  wire pba_vector_19$D_IN, pba_vector_19$EN;

  // register pba_vector_2
  reg pba_vector_2;
  wire pba_vector_2$D_IN, pba_vector_2$EN;

  // register pba_vector_20
  reg pba_vector_20;
  wire pba_vector_20$D_IN, pba_vector_20$EN;

  // register pba_vector_21
  reg pba_vector_21;
  wire pba_vector_21$D_IN, pba_vector_21$EN;

  // register pba_vector_22
  reg pba_vector_22;
  wire pba_vector_22$D_IN, pba_vector_22$EN;

  // register pba_vector_23
  reg pba_vector_23;
  wire pba_vector_23$D_IN, pba_vector_23$EN;

  // register pba_vector_24
  reg pba_vector_24;
  wire pba_vector_24$D_IN, pba_vector_24$EN;

  // register pba_vector_25
  reg pba_vector_25;
  wire pba_vector_25$D_IN, pba_vector_25$EN;

  // register pba_vector_26
  reg pba_vector_26;
  wire pba_vector_26$D_IN, pba_vector_26$EN;

  // register pba_vector_27
  reg pba_vector_27;
  wire pba_vector_27$D_IN, pba_vector_27$EN;

  // register pba_vector_28
  reg pba_vector_28;
  wire pba_vector_28$D_IN, pba_vector_28$EN;

  // register pba_vector_29
  reg pba_vector_29;
  wire pba_vector_29$D_IN, pba_vector_29$EN;

  // register pba_vector_3
  reg pba_vector_3;
  wire pba_vector_3$D_IN, pba_vector_3$EN;

  // register pba_vector_30
  reg pba_vector_30;
  wire pba_vector_30$D_IN, pba_vector_30$EN;

  // register pba_vector_31
  reg pba_vector_31;
  wire pba_vector_31$D_IN, pba_vector_31$EN;

  // register pba_vector_32
  reg pba_vector_32;
  wire pba_vector_32$D_IN, pba_vector_32$EN;

  // register pba_vector_33
  reg pba_vector_33;
  wire pba_vector_33$D_IN, pba_vector_33$EN;

  // register pba_vector_34
  reg pba_vector_34;
  wire pba_vector_34$D_IN, pba_vector_34$EN;

  // register pba_vector_35
  reg pba_vector_35;
  wire pba_vector_35$D_IN, pba_vector_35$EN;

  // register pba_vector_36
  reg pba_vector_36;
  wire pba_vector_36$D_IN, pba_vector_36$EN;

  // register pba_vector_37
  reg pba_vector_37;
  wire pba_vector_37$D_IN, pba_vector_37$EN;

  // register pba_vector_38
  reg pba_vector_38;
  wire pba_vector_38$D_IN, pba_vector_38$EN;

  // register pba_vector_39
  reg pba_vector_39;
  wire pba_vector_39$D_IN, pba_vector_39$EN;

  // register pba_vector_4
  reg pba_vector_4;
  wire pba_vector_4$D_IN, pba_vector_4$EN;

  // register pba_vector_40
  reg pba_vector_40;
  wire pba_vector_40$D_IN, pba_vector_40$EN;

  // register pba_vector_41
  reg pba_vector_41;
  wire pba_vector_41$D_IN, pba_vector_41$EN;

  // register pba_vector_42
  reg pba_vector_42;
  wire pba_vector_42$D_IN, pba_vector_42$EN;

  // register pba_vector_43
  reg pba_vector_43;
  wire pba_vector_43$D_IN, pba_vector_43$EN;

  // register pba_vector_44
  reg pba_vector_44;
  wire pba_vector_44$D_IN, pba_vector_44$EN;

  // register pba_vector_45
  reg pba_vector_45;
  wire pba_vector_45$D_IN, pba_vector_45$EN;

  // register pba_vector_46
  reg pba_vector_46;
  wire pba_vector_46$D_IN, pba_vector_46$EN;

  // register pba_vector_47
  reg pba_vector_47;
  wire pba_vector_47$D_IN, pba_vector_47$EN;

  // register pba_vector_48
  reg pba_vector_48;
  wire pba_vector_48$D_IN, pba_vector_48$EN;

  // register pba_vector_49
  reg pba_vector_49;
  wire pba_vector_49$D_IN, pba_vector_49$EN;

  // register pba_vector_5
  reg pba_vector_5;
  wire pba_vector_5$D_IN, pba_vector_5$EN;

  // register pba_vector_50
  reg pba_vector_50;
  wire pba_vector_50$D_IN, pba_vector_50$EN;

  // register pba_vector_51
  reg pba_vector_51;
  wire pba_vector_51$D_IN, pba_vector_51$EN;

  // register pba_vector_52
  reg pba_vector_52;
  wire pba_vector_52$D_IN, pba_vector_52$EN;

  // register pba_vector_53
  reg pba_vector_53;
  wire pba_vector_53$D_IN, pba_vector_53$EN;

  // register pba_vector_54
  reg pba_vector_54;
  wire pba_vector_54$D_IN, pba_vector_54$EN;

  // register pba_vector_55
  reg pba_vector_55;
  wire pba_vector_55$D_IN, pba_vector_55$EN;

  // register pba_vector_56
  reg pba_vector_56;
  wire pba_vector_56$D_IN, pba_vector_56$EN;

  // register pba_vector_57
  reg pba_vector_57;
  wire pba_vector_57$D_IN, pba_vector_57$EN;

  // register pba_vector_58
  reg pba_vector_58;
  wire pba_vector_58$D_IN, pba_vector_58$EN;

  // register pba_vector_59
  reg pba_vector_59;
  wire pba_vector_59$D_IN, pba_vector_59$EN;

  // register pba_vector_6
  reg pba_vector_6;
  wire pba_vector_6$D_IN, pba_vector_6$EN;

  // register pba_vector_60
  reg pba_vector_60;
  wire pba_vector_60$D_IN, pba_vector_60$EN;

  // register pba_vector_61
  reg pba_vector_61;
  wire pba_vector_61$D_IN, pba_vector_61$EN;

  // register pba_vector_62
  reg pba_vector_62;
  wire pba_vector_62$D_IN, pba_vector_62$EN;

  // register pba_vector_63
  reg pba_vector_63;
  wire pba_vector_63$D_IN, pba_vector_63$EN;

  // register pba_vector_64
  reg pba_vector_64;
  wire pba_vector_64$D_IN, pba_vector_64$EN;

  // register pba_vector_65
  reg pba_vector_65;
  wire pba_vector_65$D_IN, pba_vector_65$EN;

  // register pba_vector_66
  reg pba_vector_66;
  wire pba_vector_66$D_IN, pba_vector_66$EN;

  // register pba_vector_67
  reg pba_vector_67;
  wire pba_vector_67$D_IN, pba_vector_67$EN;

  // register pba_vector_68
  reg pba_vector_68;
  wire pba_vector_68$D_IN, pba_vector_68$EN;

  // register pba_vector_69
  reg pba_vector_69;
  wire pba_vector_69$D_IN, pba_vector_69$EN;

  // register pba_vector_7
  reg pba_vector_7;
  wire pba_vector_7$D_IN, pba_vector_7$EN;

  // register pba_vector_70
  reg pba_vector_70;
  wire pba_vector_70$D_IN, pba_vector_70$EN;

  // register pba_vector_71
  reg pba_vector_71;
  wire pba_vector_71$D_IN, pba_vector_71$EN;

  // register pba_vector_72
  reg pba_vector_72;
  wire pba_vector_72$D_IN, pba_vector_72$EN;

  // register pba_vector_73
  reg pba_vector_73;
  wire pba_vector_73$D_IN, pba_vector_73$EN;

  // register pba_vector_74
  reg pba_vector_74;
  wire pba_vector_74$D_IN, pba_vector_74$EN;

  // register pba_vector_75
  reg pba_vector_75;
  wire pba_vector_75$D_IN, pba_vector_75$EN;

  // register pba_vector_76
  reg pba_vector_76;
  wire pba_vector_76$D_IN, pba_vector_76$EN;

  // register pba_vector_77
  reg pba_vector_77;
  wire pba_vector_77$D_IN, pba_vector_77$EN;

  // register pba_vector_78
  reg pba_vector_78;
  wire pba_vector_78$D_IN, pba_vector_78$EN;

  // register pba_vector_79
  reg pba_vector_79;
  wire pba_vector_79$D_IN, pba_vector_79$EN;

  // register pba_vector_8
  reg pba_vector_8;
  wire pba_vector_8$D_IN, pba_vector_8$EN;

  // register pba_vector_80
  reg pba_vector_80;
  wire pba_vector_80$D_IN, pba_vector_80$EN;

  // register pba_vector_81
  reg pba_vector_81;
  wire pba_vector_81$D_IN, pba_vector_81$EN;

  // register pba_vector_82
  reg pba_vector_82;
  wire pba_vector_82$D_IN, pba_vector_82$EN;

  // register pba_vector_83
  reg pba_vector_83;
  wire pba_vector_83$D_IN, pba_vector_83$EN;

  // register pba_vector_84
  reg pba_vector_84;
  wire pba_vector_84$D_IN, pba_vector_84$EN;

  // register pba_vector_85
  reg pba_vector_85;
  wire pba_vector_85$D_IN, pba_vector_85$EN;

  // register pba_vector_86
  reg pba_vector_86;
  wire pba_vector_86$D_IN, pba_vector_86$EN;

  // register pba_vector_87
  reg pba_vector_87;
  wire pba_vector_87$D_IN, pba_vector_87$EN;

  // register pba_vector_88
  reg pba_vector_88;
  wire pba_vector_88$D_IN, pba_vector_88$EN;

  // register pba_vector_89
  reg pba_vector_89;
  wire pba_vector_89$D_IN, pba_vector_89$EN;

  // register pba_vector_9
  reg pba_vector_9;
  wire pba_vector_9$D_IN, pba_vector_9$EN;

  // register pba_vector_90
  reg pba_vector_90;
  wire pba_vector_90$D_IN, pba_vector_90$EN;

  // register pba_vector_91
  reg pba_vector_91;
  wire pba_vector_91$D_IN, pba_vector_91$EN;

  // register pba_vector_92
  reg pba_vector_92;
  wire pba_vector_92$D_IN, pba_vector_92$EN;

  // register pba_vector_93
  reg pba_vector_93;
  wire pba_vector_93$D_IN, pba_vector_93$EN;

  // register pba_vector_94
  reg pba_vector_94;
  wire pba_vector_94$D_IN, pba_vector_94$EN;

  // register pba_vector_95
  reg pba_vector_95;
  wire pba_vector_95$D_IN, pba_vector_95$EN;

  // register pba_vector_96
  reg pba_vector_96;
  wire pba_vector_96$D_IN, pba_vector_96$EN;

  // register pba_vector_97
  reg pba_vector_97;
  wire pba_vector_97$D_IN, pba_vector_97$EN;

  // register pba_vector_98
  reg pba_vector_98;
  wire pba_vector_98$D_IN, pba_vector_98$EN;

  // register pba_vector_99
  reg pba_vector_99;
  wire pba_vector_99$D_IN, pba_vector_99$EN;

  // register s_config_active_0
  reg s_config_active_0;
  wire s_config_active_0$D_IN, s_config_active_0$EN;

  // register s_config_active_1
  reg s_config_active_1;
  wire s_config_active_1$D_IN, s_config_active_1$EN;

  // register s_config_readBusy
  reg s_config_readBusy;
Jaco Hofmann's avatar
Jaco Hofmann committed
2677
  wire s_config_readBusy$D_IN, s_config_readBusy$EN;
2678
2679

  // register s_config_writeSlave_addrIn_rv
2680
2681
  reg [19 : 0] s_config_writeSlave_addrIn_rv;
  wire [19 : 0] s_config_writeSlave_addrIn_rv$D_IN;
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
  wire s_config_writeSlave_addrIn_rv$EN;

  // register s_config_writeSlave_dataIn_rv
  reg [36 : 0] s_config_writeSlave_dataIn_rv;
  wire [36 : 0] s_config_writeSlave_dataIn_rv$D_IN;
  wire s_config_writeSlave_dataIn_rv$EN;

  // register send_pending
  reg send_pending;
  wire send_pending$D_IN, send_pending$EN;

  // register sentReg
  reg [31 : 0] sentReg;
  wire [31 : 0] sentReg$D_IN;
  wire sentReg$EN;

  // register vector_control_0
  reg vector_control_0;
  wire vector_control_0$D_IN, vector_control_0$EN;

  // register vector_control_1
  reg vector_control_1;
  wire vector_control_1$D_IN, vector_control_1$EN;

  // register vector_control_10
  reg vector_control_10;
  wire vector_control_10$D_IN, vector_control_10$EN;

  // register vector_control_100
  reg vector_control_100;
  wire vector_control_100$D_IN, vector_control_100$EN;

  // register vector_control_101
  reg vector_control_101;
  wire vector_control_101$D_IN, vector_control_101$EN;

  // register vector_control_102
  reg vector_control_102;
  wire vector_control_102$D_IN, vector_control_102$EN;

  // register vector_control_103
  reg vector_control_103;
  wire vector_control_103$D_IN, vector_control_103$EN;

  // register vector_control_104
  reg vector_control_104;
  wire vector_control_104$D_IN, vector_control_104$EN;

  // register vector_control_105
  reg vector_control_105;
  wire vector_control_105$D_IN, vector_control_105$EN;

  // register vector_control_106
  reg vector_control_106;
  wire vector_control_106$D_IN, vector_control_106$EN;

  // register vector_control_107
  reg vector_control_107;
  wire vector_control_107$D_IN, vector_control_107$EN;

  // register vector_control_108
  reg vector_control_108;
  wire vector_control_108$D_IN, vector_control_108$EN;

  // register vector_control_109
  reg vector_control_109;
  wire vector_control_109$D_IN, vector_control_109$EN;

  // register vector_control_11
  reg vector_control_11;
  wire vector_control_11$D_IN, vector_control_11$EN;

  // register vector_control_110
  reg vector_control_110;
  wire vector_control_110$D_IN, vector_control_110$EN;

  // register vector_control_111
  reg vector_control_111;
  wire vector_control_111$D_IN, vector_control_111$EN;

  // register vector_control_112
  reg vector_control_112;
  wire vector_control_112$D_IN, vector_control_112$EN;

  // register vector_control_113
  reg vector_control_113;
  wire vector_control_113$D_IN, vector_control_113$EN;

  // register vector_control_114
  reg vector_control_114;
  wire vector_control_114$D_IN, vector_control_114$EN;

  // register vector_control_115
  reg vector_control_115;
  wire vector_control_115$D_IN, vector_control_115$EN;

  // register vector_control_116
  reg vector_control_116;
  wire vector_control_116$D_IN, vector_control_116$EN;

  // register vector_control_117
  reg vector_control_117;
  wire vector_control_117$D_IN, vector_control_117$EN;

  // register vector_control_118
  reg vector_control_118;
  wire vector_control_118$D_IN, vector_control_118$EN;

  // register vector_control_119
  reg vector_control_119;
  wire vector_control_119$D_IN, vector_control_119$EN;

  // register vector_control_12
  reg vector_control_12;
  wire vector_control_12$D_IN, vector_control_12$EN;

  // register vector_control_120
  reg vector_control_120;
  wire vector_control_120$D_IN, vector_control_120$EN;

  // register vector_control_121
  reg vector_control_121;
  wire vector_control_121$D_IN, vector_control_121$EN;

  // register vector_control_122
  reg vector_control_122;
  wire vector_control_122$D_IN, vector_control_122$EN;

  // register vector_control_123
  reg vector_control_123;
  wire vector_control_123$D_IN, vector_control_123$EN;

  // register vector_control_124
  reg vector_control_124;
  wire vector_control_124$D_IN, vector_control_124$EN;

  // register vector_control_125
  reg vector_control_125;
  wire vector_control_125$D_IN, vector_control_125$EN;

  // register vector_control_126
  reg vector_control_126;
  wire vector_control_126$D_IN, vector_control_126$EN;

  // register vector_control_127
  reg vector_control_127;
  wire vector_control_127$D_IN, vector_control_127$EN;

  // register vector_control_128
  reg vector_control_128;
  wire vector_control_128$D_IN, vector_control_128$EN;

  // register vector_control_129
  reg vector_control_129;
  wire vector_control_129$D_IN, vector_control_129$EN;

  // register vector_control_13
  reg vector_control_13;
  wire vector_control_13$D_IN, vector_control_13$EN;

  // register vector_control_130
  reg vector_control_130;
  wire vector_control_130$D_IN, vector_control_130$EN;

  // register vector_control_131
  reg vector_control_131;
  wire vector_control_131$D_IN, vector_control_131$EN;

  // register vector_control_14
  reg vector_control_14;
  wire vector_control_14$D_IN, vector_control_14$EN;

  // register vector_control_15
  reg vector_control_15;
  wire vector_control_15$D_IN, vector_control_15$EN;

  // register vector_control_16
  reg vector_control_16;
  wire vector_control_16$D_IN, vector_control_16$EN;

  // register vector_control_17
  reg vector_control_17;
  wire vector_control_17$D_IN, vector_control_17$EN;

  // register vector_control_18
  reg vector_control_18;
  wire vector_control_18$D_IN, vector_control_18$EN;

  // register vector_control_19
  reg vector_control_19;
  wire vector_control_19$D_IN, vector_control_19$EN;

  // register vector_control_2
  reg vector_control_2;
  wire vector_control_2$D_IN, vector_control_2$EN;

  // register vector_control_20
  reg vector_control_20;
  wire vector_control_20$D_IN, vector_control_20$EN;

  // register vector_control_21
  reg vector_control_21;
  wire vector_control_21$D_IN, vector_control_21$EN;

  // register vector_control_22
  reg vector_control_22;
  wire vector_control_22$D_IN, vector_control_22$EN;

  // register vector_control_23
  reg vector_control_23;
  wire vector_control_23$D_IN, vector_control_23$EN;

  // register vector_control_24
  reg vector_control_24;
  wire vector_control_24$D_IN, vector_control_24$EN;

  // register vector_control_25
  reg vector_control_25;
  wire vector_control_25$D_IN, vector_control_25$EN;

  // register vector_control_26
  reg vector_control_26;
  wire vector_control_26$D_IN, vector_control_26$EN;

  // register vector_control_27
  reg vector_control_27;
  wire vector_control_27$D_IN, vector_control_27$EN;

  // register vector_control_28
  reg vector_control_28;
  wire vector_control_28$D_IN, vector_control_28$EN;

  // register vector_control_29
  reg vector_control_29;
  wire vector_control_29$D_IN, vector_control_29$EN;

  // register vector_control_3
  reg vector_control_3;
  wire vector_control_3$D_IN, vector_control_3$EN;

  // register vector_control_30
  reg vector_control_30;
  wire vector_control_30$D_IN, vector_control_30$EN;

  // register vector_control_31
  reg vector_control_31;
  wire vector_control_31$D_IN, vector_control_31$EN;

  // register vector_control_32
  reg vector_control_32;
  wire vector_control_32$D_IN, vector_control_32$EN;

  // register vector_control_33
  reg vector_control_33;
  wire vector_control_33$D_IN, vector_control_33$EN;

  // register vector_control_34
  reg vector_control_34;
  wire vector_control_34$D_IN, vector_control_34$EN;

  // register vector_control_35
  reg vector_control_35;
  wire vector_control_35$D_IN, vector_control_35$EN;

  // register vector_control_36
  reg vector_control_36;
  wire vector_control_36$D_IN, vector_control_36$EN;

  // register vector_control_37
  reg vector_control_37;
  wire vector_control_37$D_IN, vector_control_37$EN;

  // register vector_control_38
  reg vector_control_38;
  wire vector_control_38$D_IN, vector_control_38$EN;

  // register vector_control_39
  reg vector_control_39;
  wire vector_control_39$D_IN, vector_control_39$EN;

  // register vector_control_4
  reg vector_control_4;
  wire vector_control_4$D_IN, vector_control_4$EN;

  // register vector_control_40
  reg vector_control_40;
  wire vector_control_40$D_IN, vector_control_40$EN;

  // register vector_control_41
  reg vector_control_41;
  wire vector_control_41$D_IN, vector_control_41$EN;

  // register vector_control_42
  reg vector_control_42;
  wire vector_control_42$D_IN, vector_control_42$EN;

  // register vector_control_43
  reg vector_control_43;
  wire vector_control_43$D_IN, vector_control_43$EN;

  // register vector_control_44
  reg vector_control_44;
  wire vector_control_44$D_IN, vector_control_44$EN;

  // register vector_control_45
  reg vector_control_45;
  wire vector_control_45$D_IN, vector_control_45$EN;

  // register vector_control_46
  reg vector_control_46;
  wire vector_control_46$D_IN, vector_control_46$EN;

  // register vector_control_47
  reg vector_control_47;
  wire vector_control_47$D_IN, vector_control_47$EN;

  // register vector_control_48
  reg vector_control_48;
  wire vector_control_48$D_IN, vector_control_48$EN;
For faster browsing, not all history is shown. View entire blame