-
Jens Korinth authored
* added type clk to the bd pin and a frequency of 125 MHz * added some debug output * fixed PS parameters (from PyNQ example design)
74fee3f4
* added type clk to the bd pin and a frequency of 125 MHz * added some debug output * fixed PS parameters (from PyNQ example design)