* condition for switching of FIFOs led to 1-cycle delay
* now switching when either other FIFO empty, or dequeing
  in progress and exactly one element
* conditions are the same in both states