Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
What's new
10
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Open sidebar
tapasco
tapasco
Commits
49396f7d
Commit
49396f7d
authored
Jun 02, 2017
by
Jens Korinth
1
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix bugs in VC709 plugins (arg passing)
parent
d0aabfa4
Changes
4
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
12 additions
and
7 deletions
+12
-7
platform/vc709/plugins/blue-dma.tcl
platform/vc709/plugins/blue-dma.tcl
+2
-1
platform/vc709/plugins/dual-dma.tcl
platform/vc709/plugins/dual-dma.tcl
+1
-0
platform/vc709/plugins/leds.tcl
platform/vc709/plugins/leds.tcl
+1
-0
platform/zynq/plugins/debug.tcl
platform/zynq/plugins/debug.tcl
+8
-6
No files found.
platform/vc709/plugins/blue-dma.tcl
View file @
49396f7d
...
...
@@ -13,7 +13,7 @@ namespace eval blue_dma {
}
proc set_constraints
{{
args
{}}}
{
if
{[
t
pc
::is_platform_feature_enabled
"BlueDMA"
]}
{
if
{[
t
apasco
::is_platform_feature_enabled
"BlueDMA"
]}
{
puts
"Adding false path constraints for BlueDMA"
set constraints_fn
"
[
get_property DIRECTORY
[
current_project
]]
/bluedma.xdc"
set constraints_file
[
open $constraints_fn w+
]
...
...
@@ -26,6 +26,7 @@ namespace eval blue_dma {
close $constraints_file
read_xdc -cells
{
system_i/Memory/dual_dma
}
$constraints_fn
}
return
{}
}
}
...
...
platform/vc709/plugins/dual-dma.tcl
View file @
49396f7d
...
...
@@ -26,6 +26,7 @@ namespace eval dual_dma {
proc set_constraints
{{
args
{}}}
{
puts
"Setting constraints for dual_dma ..."
read_xdc -cells
{
system_i/Memory/dual_dma
}
"
$::env
(TAPASCO_HOME)/common/ip/dual_dma_1.0/dual_async_m32_m64.xdc"
return
{}
}
}
...
...
platform/vc709/plugins/leds.tcl
View file @
49396f7d
...
...
@@ -90,6 +90,7 @@ namespace eval leds {
connect_bd_net -net pcie_aclk_net $pcie_aclk
[
get_bd_pins $gp_led/aclk
]
connect_bd_net -net pcie_aresetn_net
[
get_bd_pins
"/PCIe/pcie_aresetn"
]
[
get_bd_pins $gp_led/aresetn
]
}
return
{}
}
}
...
...
platform/zynq/plugins/debug.tcl
View file @
49396f7d
...
...
@@ -53,14 +53,14 @@ namespace eval debug {
foreach s $defsignals
{
set net
[
get_nets -hier
"*
$name$s
"
]
puts
" adding net
$net
for signal
$s
..."
if
{[
llength $net
]
> 1
}
{
lappend ret $net
}
{
lappend ret
[
list $net
]
}
if
{[
llength $net
]
> 1
}
{
lappend ret $net
}
{
lappend ret
[
list $net
]
}
}
}
foreach m
{
"system_i/Host_M_AXI_GP0"
}
{
foreach s $defsignals
{
set net
[
get_nets
"
$m$s
"
]
puts
" adding net
$net
for signal
$s
..."
if
{[
llength $net
]
> 1
}
{
lappend ret $net
}
{
lappend ret
[
list $net
]
}
if
{[
llength $net
]
> 1
}
{
lappend ret $net
}
{
lappend ret
[
list $net
]
}
}
}
puts
" signal list:
$ret
"
...
...
@@ -86,15 +86,16 @@ namespace eval debug {
if
{
$use
_defaults
}
{
foreach n
[
get_debug_nets
]
{
lappend dnl $n
}}
if
{[
llength $nets
]
> 0
}
{
foreach n $nets
{
set nnets
[
get_nets -hier $n
]
puts
" for '
$n
' found
[
llength $nnets
]
nets:
$nnets
"
foreach nn $nnets
{
lappend dnl
[
list $nn
]
}
}
set nnets
[
get_nets -hier $n
]
puts
" for '
$n
' found
[
llength $nnets
]
nets:
$nnets
"
foreach nn $nnets
{
lappend dnl
[
list $nn
]
}
}
}
# create ILA core
tapasco::create_debug_core
[
get_nets system_i/Host_fclk0_aclk
]
$dnl $depth $stages
reset_run synth
}
return
{}
}
proc write_ltx
{}
{
...
...
@@ -103,6 +104,7 @@ namespace eval debug {
puts
"Writing debug probes into file
${bitstreamname}
.ltx ..."
write_debug_probes -force -verbose
"
${bitstreamname}
.ltx"
}
return
{}
}
}
...
...
Jens Korinth
@jk
mentioned in commit
a831b501
·
Jul 14, 2017
mentioned in commit
a831b501
mentioned in commit a831b5015df6bd8f8d23ddd334a3b1159392de92
Toggle commit list
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment