Fix LargeRegisterFile example module
* needs own class to change TLM name in Verilog * added AXI interface definition
* needs own class to change TLM name in Verilog * added AXI interface definition
mentioned in commit 17f0d672
·mentioned in commit 17f0d672