Commit 76f152cd authored by Lukas Sommer's avatar Lukas Sommer
Browse files

Use default value for correct alignment of core-statistics;

Indicate missing data in the core-statistics in case no average number of clock cycles is available for a core;
parent f3baccb1
Pipeline #678 passed with stage
in 7 minutes and 13 seconds