Commit be0a4b94 authored by Jens Korinth's avatar Jens Korinth
Browse files

Pull tapasco-status 1.21

* Chisel-generated Verilog is flattened into single module to avoid
  Verilog name conflicts
parent d668d82b
Pipeline #176 canceled with stages
in 44 minutes and 45 seconds
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment