Commit bea8ec99 authored by Jens Korinth's avatar Jens Korinth
Browse files

TaPaSCo Status Core
Starting from version 1.2, the TaPaSCo status IP core will be built from Chisel.
Maintaining the growing demand for new registers, different kinds of information
etc. made it unwieldy to use Verilog IP. Instead, a custom IP core is generated
for each composition.
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment