- 02 Jan, 2018 2 commits
-
-
Jens Korinth authored
* Status contains complete configuration, including kernel ids, memory slots and some basic sanity checking * json package contains JSON SerDes functionality
-
Jens Korinth authored
* started with external format (JSON) * noticed a problem: without Verilog module parameters Features cannot easily add capabilities etc. * postponing the project until later
-