GitLab

Currently TPC has different devices at the same address depending on the viewpoint. For example the TPC configuration registers start at 0x0 which is visible from the host. The on-board DDR memory is also located at 0x0 but only visible by the DMA engine and the PEs. It might be advisable to split these memory regions. A new address map could look like

Address	Device
0x0001000000000000	MIG
0x0002000000000000	Configuration
0x0003000000000000	PEs

etc. Accordingly Configuration and PEs would be separated into different BARs.