All Verilog and VHDL files are extracted into a single directory. Keep directory structures and fix Tcl.