TaPaSCo Status Core
===================

Starting from version 1.2, the TaPaSCo status IP core will be built from Chisel.
Maintaining the growing demand for new registers, different kinds of information
etc. made it unwieldy to use Verilog IP. Instead, a custom IP core is generated
for each composition.