Skip to content
Commit 74fee3f4 authored by Jens Korinth's avatar Jens Korinth
Browse files

Closes #73 - PyNQ: Fix base clock

* added type clk to the bd pin and a frequency of 125 MHz
* added some debug output
* fixed PS parameters (from PyNQ example design)
parent d32c94ff
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment